Power Noise and Reliability Analysis on Multi-Gigabit SerDes Interface IP

webinar-thumbnail

This webinar covers ways and methods to ensure power noise integrity and reliability of multi-gigabit SerDes chip designs using Ansys solutions.

Back To Resource Library

Share:

Request Now

I want to receive updates and other offers from Ansys and its partners. I can unsubscribe at any time. ANSYS Privacy Notice

Recommended

Thermal, EM and ESD Reliability Signoff for Next Generation FinFET Designs

This webinar highlights the challenges faced by engineers trying to ensure thermal, electromigration (EM) and electrostatic discharge (ESD) robustness in advanced SoCs. Providing high reliability is critical for next-generation automotive, mobile and high-performance computing applications; it can be addressed in a systematic way using Ansys reliability platforms throughout the design cycle. Learn how Ansys solutions offer comprehensive chip-package-system thermal analysis, as well as thermal aware EM sign-off, for finFET designs. Discover how Ansys PathFinder can help ensure ESD integrity from the IO/IP level to the SoC for human body model (HBM) and charged device model (CDM) analysis. This session will also cover best practices for ESD model hand-off from IP to SoC for chip ESD validation, and generating SoC-level ESD models for system-level ESD simulations.

Noise Coupling Analysis for Advanced Mixed-signal IC's

Jacob Bakker, Sr. Design Methodology Engineer at NXP will discuss the challenges and their experience in achieving interference-free operation when integrating multiple RF and analog functions on a single RF-CMOS chip. The chip is part of NXP's SAF360X platform, and replaced six chips, which together enabled the three major digital terrestrial radio standards that covers the world. Jacob will also discuss the effective use of Ansys RedHawk and Totem platforms to achieve the required interference-free operation.

Electro-Thermal Signoff For Next Gen 3DICs

Multi-die designs, 2.5D and 3D, have been rising in popularity as they offer tremendously increased levels of integration, a smaller footprint, performance gains and more. While they are attractive for many applications, they also create design bottlenecks in the areas of thermal management and power delivery. For 3DICs, in addition to the complex SoC/PCB interactions seen in their 2D counterparts, we must account for electrical and thermal coupling between dies as well. Traditionally, thermal, power and signal integrity analysis of each SoC is done independently with margins or guard-bands based on historical/empirical experience. As we move to 3DICs, this approach can lead to over/under design or silicon failures, and it becomes increasingly important to use comprehensive multi-die workflows with foundry-certified accuracy for such multiphysics simulations; this can be further extended to include mechanical stability issues like PCB warpage and electromagnetic coupling between adjacent high speed signal tracks. This webinar will spotlight a detailed analysis of Ansys’ signoff solution for next-generation 3DIC systems, including: Power integrity signoff of multi-die systems using the big data platform of Ansys RedHawk-SC Chip-package-system co-analysis including thermal and mechanical effects Uncovering various failure mechanisms and gaining signoff confidence for first-time silicon success.

Using Ansys Totem to Ensure Power and Noise Integrity of High Performance Analog and Mixed-signal Designs

Learn why all major semiconductor companies use Totem for sign-off in their production flow to achieve stringent power noise and reliability requirement for their mixed-signal IP, analog and custom-IC designs, and how Totem is the only solution today that can analyse complex mixed-signal blocks containing both analog and digital content.

Managing IP Risks - Article - ANSYS Advantage - V8 I3

IP-aware SoC power noise and reliability analysis workflow is required in the FinFET era.

Empowering Customers Beyond Signoff

ANSYS empowers customers beyond signoff by breaking down margin barriers with multiphysics simulations, big data analytics and chip-package-system (CPS) co-analyses to exceed power, performance, area and reliability goals. Read this application brief to learn how ANSYS simulation solutions can help you with margin management, actionable analytics, CPS multiphysics challenges, voltage-variation aware timing analysis and first-time silicon success.

Start a conversation with Ansys

Contact Us