Quick Specs
Lumerical CML Compiler offers an efficient way to build high-quality INTERCONNECT and Verilog-A compact models from a single source of characterization measurements and 3D simulation results.
Automatically build compact model libraries (CMLs) with a proven, automated, cross-simulator model generator using the Ansys Lumerical CML Compiler.
Build and maintain CMLs with Confidence
Efficiently create compact model libraries (CMLs) with the proven reliability of Lumerical CML Compiler. The software automates the creation, maintenance, and QA testing of INTERCONNECT and Verilog-A photonic compact model libraries from a single data source of characterization measurements and 3D simulation results.
Lumerical CML Compiler offers an efficient way to build high-quality INTERCONNECT and Verilog-A compact models from a single source of characterization measurements and 3D simulation results.
JULY 2023
The 2023 R2 release of the Ansys Lumerical CML Compiler further simplifies the photonic compact model generation process via a new user-friendly GUI featuring intuitive controls and menu options.
The status window highlights the build/QA status of each element in the library. You can easily deploy new models, rename, and delete existing elements with the click of a button. Output window prints log messages from the engine directly on the GUI
Parametrized ring modulator model supports radius, coupling length, and coupling gap as Pcell parameters. Our new photodetector model includes shot noise and captures inter-channel crosstalk. And generated Verilog-A models now support SPECTRE 21.
CAPABILITIES
CML Compiler automates the creation, maintenance, and QA testing of INTERCONNECT and Verilog-A photonic compact model libraries (CMLs) from a single data source of measurements and simulation results.
CML Compiler simplifies the process of building accurate photonic compact models in your production workflow.
Focus on component design and measurement and let CML Compiler do the rest. CML Compiler provides automated and reproducible generation of version controlled CMLs. Further improve productivity with automated test case generation.
Generate statistically enabled compact model libraries and load into INTERCONNECT and Virtuoso for Monte Carlo and Corner analysis.
Generate Verilog-A and INTERCONNECT photonic models from a single data source. When characterization data is not available or not possible, augment using Ansys’ Lumerical industry-leading 3D component-level simulation tools. Generate both fixed and parameterized elements, and complement rich existing set of models with your own custom models. IP encryption is available for models generated using CML Compiler.
It's vital to Ansys that all users, including those with disabilities, can access our products. As such, we endeavor to follow accessibility requirements based on the US Access Board (Section 508), Web Content Accessibility Guidelines (WCAG), and the current format of the Voluntary Product Accessibility Template (VPAT).