Design-For-Reliability Flow in 7nm Products with Data Center and Automotive Applications

video-thumbnail

In this presentation, Dr Jae-Gyung Ahn describes Xilinx’s improved Design-For-Reliability (DFR) flow in the 7nm process technology node for data center and automotive applications. Topics include thermal issues that are estimated in the design stage to meet the reliability target for high power applications. Also discussed are Xilinx’s methodology to estimate the Middle-End-Of-Line (MEOL)/Back-End-Of-Line (BEOL) length of the whole chip, with voltage information to guarantee the reliability of extremely large chips, the impact of package components on product reliability, and aging simulations that must be considered more carefully for automotive applications.

分享:

我希望收到Ansys及其合作伙伴的信息更新及推送,我可以随时取消订阅。Ansys隐私声明

与 ANSYS 取得联系

联系我们