Ansys Multiphysics Simulations for Power Management ICs

This application brief describes Ansys Totem’s multiphysics capabilities to help you analyze power, thermal and reliability challenges in highly complex power management ICs (PMIC devices). You will understand why Totem’s many features including full-chip capacity, flexible GUI and layout-driven simulation and debug capabilities make it the ideal platform for identifying design issues. From early in the design stage to signoff, Totem enables PMIC designers to optimize their power distribution network (PDN), reduce noise coupling through improved power grid and substrate analysis and improve reliability through more accurate current density, thermal and ESD analysis.

Back To Resource Library

分享:

申请下载

我希望收到Ansys及其合作伙伴的信息更新及推送，我可以随时取消订阅。Ansys隐私声明

Recommended

Shifting Left with ANSYS - ANSYS Advantage - V13 I1

In 2017, Synopsys® and ANSYS partnered to take the best of ANSYS’ power integrity and reliability offerings and create an integrated flow with Synopsys implementation to drive robust semiconductor design optimization. Following the release of RedHawk Analysis Fusion by Synopsys in 2018, customers have shared positive feedback on productivity and design quality impact that have helped drive further innovations on this platform. We sat down with John Lee, vice president and general manager of the semiconductors division at ANSYS, and Jacob Avidan, senior vice president of signoff products at Synopsys, to get their views on the results of this collaboration and how the ANSYS–Synopsys collaboration helps address the challenges of emerging technologies.

Breaking Story on an Automotive Power Module - Article - ANSYS Advantage - V12 I2

All cars now depend on electronics that must work reliably. When a new power steering module failed under testing, engineers at Integrated Micro-Electronics were faced with spending eight months using trial-and-error to determine the cause and find a workable solution. Instead they used ANSYS structural capabilities including contact analysis, transient thermal analysis, and linear and nonlinear thermomechanical buckling analysis, to develop a reliable module in half the time

Accurate Thermal Analysis Including Thermal Coupling of On-chip Hot Interconnect

Driven by rapid advancement in mobile/server computing and automotive/communications, system on chips (SoCs) are experiencing fast functional integration along with technology scaling. Advanced low-power techniques are widely used while meeting higher performance requirements using a variety of packaging technologies. The Internet of Things (IoT) is further opening up new applications with connected devices and systems, where low power, high performance and reliability are paramount. Since the impact of temperature on power, performance and reliability is huge, accurate thermal analysis is a requirement for the design flow.

ESD Analysis in High Performance Designs has to be Dynamic

Electrostatic discharge (ESD) has been a problem for ICs since we started building these devices. A highly sophisticated device can become instantaneously worthless through a static discharge zap. This can be a concern in almost any application domain but has become especially problematic in designs using advanced processes for high-performance. Obvious examples include high-performance servers, high-speed networking through serial interfaces (e.g., 112 Gbps), high-bandwidth wireless communication (5G) and high-bandwidth interfaces to stacked memory in 3D packaging. Mobile applications commonly have touch screens, an obvious discharge path for static. And many of these high-performance applications have moved into automobiles for ADAS, object recognition, increased drive-by-wire control, infotainment and semi-autonomous controls. Learn how ANSYS PathFinder, the industry proven solution for ESD simulation, can help you take a step toward reducing your ESD headaches and person-weeks of effort for designing effective ESD protection schemes to guard against charged device model (CDM) ESD failures through dynamic ESD analysis.

Under the Hood - ANSYS Advantage - Article - V10 I1

The electronics in modern automobiles must operate in a high temperature, under-hood environment without sacrificing performance or reliability. The traditional approach to thermal design, which is based on the assumption that the entire integrated circuit (IC) is at a constant temperature, is fast becoming obsolete as higher power dissipation and shrinking form factors make thermal design more critical. NXP engineers use ANSYS tools to calculate temperature and current density throughout the device, making it possible to predict local junction temperatures more accurately and perform thermal-aware electromigration (EM) analysis.

Cool Smartphones - Article - ANSYS Advantage - V12 I2

Keeping a smartphone from overheating is becoming more challenging as increasing numbers of transistors and devices are made to fit into a small, sleek design. Qualcomm engineers have developed a way to use simulation to create a smaller model of the power sources in a smartphone. This model can be solved in a fraction of the time of a full thermal analysis, so that they can look at more operating scenarios. The goal is to create a dynamic power management strategy to selectively direct power where it is needed and keep temperatures down.

与 ANSYS 取得联系

联系我们