Skip to Main Content

Workshop Track: Analog & Mixed-Signal Reliability and Signoff

Analog design has become increasingly central as design frequencies increase and heterogeneous mixed-signal deigns become more common. Ansys provides a power suite of analog & mixed signal analysis capabilities including on-chip electromagnetics, electrostatic discharge (ESD), and advanced parasitic debug.

Date/Time:
June 24, 2025
3 PM - 5 PM PST

Venue:
Moscone Center West
Room 2024, 2nd Floor Exhibit

Speakers:
Hirotaka Yamazaki- Socionext
Smaritha Kasukurthi, Mathew Kaipanatu, Sainath Reddy Gummana- Google
Vinoth Murugesan- Qualcomm
Ravi J N, Pramod Gayakwad, Santhosh Kamatam- NXP Semiconductors
Chaofan Zeng, Jie Hu, Xiaoming Si- Sanechips

Request to Attend Today

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.