Leveraging Chip Power Models for System-Level EMC Simulation of Automotive ICs

webinar-thumbnail

The design of integrated circuits (ICs) for electromagnetic compatibility (EMC) is a fundamental requirement for the security and safety of automotive electronics systems. These must be tested for noise emission, electromagnetic interference (EMI) and for electromagnetic susceptibility (EMS) with intentional radio frequency (RF) disturbance. To achieve safety goals, chip power model (CPM) simulation is extended to evaluate the creation of noise from ICs and to capture the response of ICs to RF disturbance. This is done by leveraging the ANSYS chip ESD compact model (CECM) that captures the snapback current-voltage transfer characteristics of the ESD protection devices, silicon substrate coupling around the devices and also the chip-package-printed circuit board (PCB) interaction. The measurements and simulation are demonstrated with silicon test chips.

In this on-demand webinar,  Karthik Srinivasan, senior product manager from ANSYS and Dr. Makoto Nagata from Kobe University, Japan, will demonstrate how integrated circuit (IC), package and board designers can leverage ANSYS chip models in system-level simulations to meet the strict EMC requirements.

Back To Resource Library

シェア:

資料リクエスト

私は、Ansysおよび関連パートナーからの最新情報およびその他の案内の受信を希望します。私は、いつでも配信を停止することができます。 Ansys Privacy Notice

Recommended

Functional Safety for Semiconductors

Today’s automobiles are packed with electronics. From infotainment systems to mission-critical functions like steering and braking, including autonomous driving support, a car’s safety depends on the reliability and fail-safe operation of these electronics systems. While the semiconductors that lie at the heart of these systems have not been a focus in the past, today their functional safety is coming under closer scrutiny by both the automotive industry and government regulators. A key automotive standard, ISO 26262, has been updated to consider the safe performance of all semiconductor components. In this webinar, Optima Design Automation and Ansys will discuss how automotive systems engineers will meet this strict standard — and address functional safety concerns down to the semiconductor component level. It’s clear that they can no longer rely on manual analysis and traditional EDA tools designed for other purposes. Discover a new solution for verifying built in safety mechanisms — and ensuring that semiconductors will perform flawlessly to support consistent vehicle performance and outstanding passenger safety.

Elastic Compute Scalable Design Methodologies for Next-Generation FPGAs

Next-generation field programmable gate arrays (FPGAs) for 5G, AI, automotive, cloud and data center applications are getting bigger, faster and more complex. With the market’s continuous demand for higher performance and lower power products, FPGA designers strive hard to achieve stringent power, performance, area and reliability goals to stay ahead of the game. Traditional electronic design automation (EDA) techniques for full-chip critical path timing analysis and power integrity signoff cannot meet the capacity, performance and accuracy requirements for these complex FPGAs. Productivity and project schedules are negatively impacted as a result. In this webinar, FPGA inventor Xilinx discusses the many applications for its innovative elastic compute scalable design methodologies, including: Large design scaling for timing analysis using ANSYS SeaScape Full-chip EM/IR signoff using ANSYS RedHawk-SC Accelerated chip-scale interconnect delay calculation for timing capture flow using ANSYS Path FX

Chip-Package Co-analysis Using Ansys RedHawk-CPA - White Paper

Ansys RedHawk-CPA is an integrated chip–package co-analysis solution that enables quick and accurate modeling of the package layout for inclusion in on-chip power integrity simulations using Ansys RedHawk. With RedHawk-CPA a designer can perform static IR drop analysis and AC hotspot analysis of the package layout following RedHawk static and dynamic analyses respectively. To ensure a reliable supply of power, and stable voltage levels at the transistor connection points, the entire system power delivery network (PDN) must be optimized and validated, including the impact of package on a chip.

Ansys Multiphysics Simulations for Power Management ICs

This application brief describes Ansys Totem’s multiphysics capabilities to help you analyze power, thermal and reliability challenges in highly complex power management ICs (PMIC devices). You will understand why Totem’s many features including full-chip capacity, flexible GUI and layout-driven simulation and debug capabilities make it the ideal platform for identifying design issues. From early in the design stage to signoff, Totem enables PMIC designers to optimize their power distribution network (PDN), reduce noise coupling through improved power grid and substrate analysis and improve reliability through more accurate current density, thermal and ESD analysis.

Electro-Thermal Signoff For Next Gen 3DICs

Multi-die designs, 2.5D and 3D, have been rising in popularity as they offer tremendously increased levels of integration, a smaller footprint, performance gains and more. While they are attractive for many applications, they also create design bottlenecks in the areas of thermal management and power delivery. For 3DICs, in addition to the complex SoC/PCB interactions seen in their 2D counterparts, we must account for electrical and thermal coupling between dies as well. Traditionally, thermal, power and signal integrity analysis of each SoC is done independently with margins or guard-bands based on historical/empirical experience. As we move to 3DICs, this approach can lead to over/under design or silicon failures, and it becomes increasingly important to use comprehensive multi-die workflows with foundry-certified accuracy for such multiphysics simulations; this can be further extended to include mechanical stability issues like PCB warpage and electromagnetic coupling between adjacent high speed signal tracks. This webinar will spotlight a detailed analysis of Ansys’ signoff solution for next-generation 3DIC systems, including: Power integrity signoff of multi-die systems using the big data platform of Ansys RedHawk-SC Chip-package-system co-analysis including thermal and mechanical effects Uncovering various failure mechanisms and gaining signoff confidence for first-time silicon success.

ISO 26262-Compliant Functional Safety Analysis

Most critical vehicle functions depend on electronics and software. When these malfunction, the effects can be catastrophic — physically, financially and legally — and can reverberate across the supply chain. Automotive OEMs and tier suppliers perform functional safety analysis of these critical components, to systematically analyze their functions, determine potential malfunctions and address the risk adequately. This requires exhaustive analysis of the system using multiple analysis techniques, to derive various artifacts and metrics in compliance with the ISO 26262 standard. Attend this webinar to learn how the Ansys medini analyze model-based suite of safety analyses supports multiple techniques in an integrated toolchain, and helps to effectively manage and control cybersecurity and functional safety analyses, including safety of the intended functionality (SOTIF).

ANSYSへお問い合わせください

お問い合わせ先