Slash Power Integrity Runtimes with Chip Power Model-SC
Chip designs are growing larger, requiring precise Chip Power Models (CPM) for power integrity analysis. With 3DIC and <3nm nodes, faster, accurate model generation is crucial.
-
-
학생용 무료 소프트웨어에 액세스하기
차세대 엔지니어에게 힘을 실어주는 Ansys
학생들은 세계적 수준의 시뮬레이션 소프트웨어를 무료로 이용할 수 있습니다.
-
지금 바로 Ansys에 연결하십시오!
미래를 설계하기
시뮬레이션이 다음 혁신을 어떻게 지원할 수 있는지 알아보려면 Ansys와 연결하십시오.
국가
무료 트라이얼
제품 및 서비스
학습하기
회사 정보
Back
제품 및 서비스
Date/Time:
January 14, 2026
9 AM PST
Venue:
Virtual
Register Now
Overview
Over the past few years, chip designs have been getting larger, with compute workloads exceeding billions of nodes.
For these designs, running power integrity analysis of the chip combined with the package/PCB requires creation of an equivalent circuit model called the Chip Power Model (CPM). The CPM captures the electrical behavior of the chip over a broad range of frequencies.
But now with the advent of 3DIC and advanced technology nodes (<3nm), it is essential that the chip power model (CPM) be generated even more quickly, without loss of accuracy.
We will share how you can leverage the latest algorithmic advances to accelerate the generation of these models through CPM-SC.
What Attendees Will Learn
- What is a Chip Power Model
- How to leverage the latest algorithmic advances through Chip Power Model-SC
- Best practices for generating these models
Who Should Attend
IC design engineers, EM/IR engineers, Power Integrity engineers, CAD/methodology engineers
Speaker
- Devansh Saxena
