Skip to Main Content

 

Webinar

Voltage-Timing Signoff for Next Generation Ultra Low Voltage Designs

Today's advanced 16/7/5nm/3nm SoCs are faced with increased variation effects as they push for lower power. While the sizes of the transistors continue to shrink following Moore's Law the threshold voltages fail to continue to scale. Traditionally dynamic voltage drop (DvD) signoff and timing signoff are done independently with margins/guard-banding based on historical/empirical experience. As we move to advanced SoCs this approach can lead to chip failures. Ansys provides comprehensive workflows with foundry-certified accuracy for multiphysics simulations across power integrity and its impact on timing critical paths.

Join us for this webinar for a detailed analysis of Ansys’ multiphysics reliability signoff solution for next-generation ultra-low voltage SoCs.

  • Learn how Ansys SeaScape and Ansys FX technologies combine to build a comprehensive voltage-timing solution that meets industry needs.
  • Discover how this Ansys workflow can accurately model dynamic voltage drop impact on timing and enable chip designers to quickly identify the important set of violations that they need to fix prior to signoff.

SHARE THIS WEBINAR

당신을 위한 Ansys 솔루션을 알아보십시오.

문의하기

* = 필수 항목

문의해 주셔서 감사합니다!

여러분의 질문에 답변해 드리기 위해 최선을 다하겠습니다. Ansys 담당 엽업이 곧 연락을 드릴 것입니다.

바닥글 이미지