Optimizing Processor Power-to-Performance Ratios Using Early RTL Design-for-Power Methodology - Webinar

webinar-thumbnail

Conventional approaches for chip power-consumption analysis begin once a gate level netlist is available. At this stage, possible changes that can impact power are limited by schedule and cost considerations. AMD recently adopted ANSYS PowerArtist for a design-for-power methodology that begins early at the RTL stage, making it possible to significantly reduce power consumption on a processor design.

Learn how, through rigorous tracking of power over multiple bandwidth scenarios, AMD identified areas of significant wasted power consumption and addressed them through high-impact RTL changes. Discover how they achieved a 70 percent power reduction in the idle mode and an improvement of 400 percent in the power-bandwidth slope using ANSYS PowerArtist.

Back To Resource Library

Partager:

Demandez maintenant

I want to receive updates and other offers from Ansys and its partners. I can unsubscribe at any time. ANSYS Privacy Notice

Recommended

Differential Energy Analysis for Improved Performance/Watt in Mobile GPU

Mobile devices demand high performance in a very constrained environment. As a leader in perf/watt, Qualcomm® Adreno™ GPUs, a product of Qualcomm Technologies, Inc., leverages many effective methods to improve power efficiency. In this regard, Qualcomm has developed a differential energy analysis methodology based on ANSYS PowerArtist to identify the power optimization opportunity in GPU. This methodology can help to locate the inefficient part that needs further optimization in the pre-silicon stage. Experimental results based on identifying unnecessary register toggles demonstrate the effectiveness of this proposed methodology. View this on-demand webinar to learn more. Speakers:  Preeti Gupta, is head of RTL product management, for the ANSYS semiconductor business unit. Yadong Wang is currently a staff engineer in the GPU system power team at Qualcomm Technologies, Inc., San Diego, California. He has about 10 years of ASIC low-power design experience. At Qualcomm, he is responsible for power modeling and analysis of Adreno™ GPUs, and explores and develops many effective methods to improve power efficiency. Before joining Qualcomm, he worked as a hardware power engineer at NVIDIA. Yadong earned an M.S. degree in electrical engineering from Tongji University (Shanghai, China) in 2009.

PowerArtist for Early RTL Power Analysis and Reduction

PowerArtist is a complete RTL Design-for-Power platform with fully-integrated power analysis and automated reduction within a powerful graphical debug and Tcl-based regression framework. This presentation highlights PowerArtist’s PACE™ for modeling the physical design effects enabling predictable RTL accuracy and reliable power budgeting with 10X productivity over gate-level analysis. This presentation will also describe how PowerArtist’s RPM™ captures RTL power data for power-critical switching events enabling early and robust power grid planning.

Early Simulation Avoids Chip Burn - ANSYS Advantage - V13 I2 - Article

Thermal constrained performance is a challenge for GPU designs. Using ANSYS PowerArtist to perform a unique differential energy analysis early in the chip design process (during RTL design), Qualcomm engineers were able to identify and fix redundant switching in their GPU to improve the power efficiency of key design blocks by 10%.

Radio Interference Reduction of Digital Logic for Automotive Infotainment Application by Low Power Optimization at RTL with Ansys PowerArtist

Integrating more and more functionality into a single die can cause noise interference when analog and digital components are placed close to each other. Effective devices must eliminate or minimize this interference, specifically in cases where noise from digital components negatively affects analog components. In this webinar, Peter Blinzer from NXP Hamburg will present a new methodology to reduce noise interference from digital logic devices early in the design flow at the RTL level. Discover how he used the power analysis, debug and reduction capabilities of Ansys PowerArtist to optimize the design of an automotive infotainment application.

How Ansys PowerArtist Helps Achieve Your Power Budget for Power Efficient Semiconductor Design

Power and energy efficiency are paramount in semiconductor design for applications from mobile to CPU to networking to automotive ICs. ANSYS PowerArtist is a comprehensive RTL design-for-power platform with the ability to analyze, debug and reduce power for all of these semiconductor designs. This webinar will demonstrate how PowerArtist can model physical effects to achieve predictable RTL power accuracy enabling early design decisions with confidence. Learn how PowerArtist identifies block- and instance-level sequential and combinational power reduction opportunities across the clock network, datapath and memory architectures reducing power by up to 70%. We will also show how power profiling, running 1000X faster than traditional temporal power analyses, can help you analyze system level use cases early in the design flow.

Ansys Fluent Watertight Geometry Workflow

Learn how to create a mesh that is CFD-ready in minutes. An intuitive guided workflow for meshing watertight geometries streamlines the whole end-to-end process to reduce time to solution. This workflow makes it easy for users with minimal experience to create high quality CFD mesh. Attend this webinar to learn how to: Import watertight CAD geometry Create local sizing and surface mesh Describe the geometry and extract fluid regions Create a high-quality volume mesh

Débuter une conversation avec ANSYS

Contactez-nous