Skip to Main Content

Ansys Totem
Getting Started

Course Overview

Ansys Totem is a transistor-level power noise and reliability analysis platform that enables you to perform comprehensive power integrity analysis on analog mixed-signal IP and full custom designs.

Totem enables creation of IP models for SOC-level power integrity signoff using RedHawk and generates compact chip models of power delivery networks for a variety of analyses including power integrity and ESD/EMC at chip and system-level.

This course teaches the essential skills you will need to start performing basic EM/IR analysis on your own using AnsysTotem.

The course is designed to be used along with the workshop and the user is encouraged to follow along the Lecture with Totem session. Emphasis has been done to have a quick ramp up of the features using the GUI.


The basic understanding of the EM and IR signoff is expected.

Target Audience

Analog and Mixed Signal IC design engineers and IC layout designers.

Teaching Method

Lectures and computer practical sessions to validate acquired knowledge. A major emphasis is placed on teaching along with workshop.

Learning Path

Currently, no Learning Path available

Learning Outcome

  • Totem’s core engines for extraction, simulation, electromigration and self-heat analysis are certified for all major technology nodes and correlated several times against spice and silicon measurements. Totem is certified across several major foundries and is the preferred signoff tool for several major semiconductor companies.
  • Totem supports all major data formats (GDS, OASIS, LVS database, etc.) for analog, LEF/DEF (for digital) and is compatible with all major spice simulation environments. It has capacity to handle very large designs and possesses superior macro-modeling capabilities for generating an accurate and compact IP model for SOC signoff.
  • Totem provides a comprehensive suite of analyses spanning early stage to signoff. It can effectively handle a variety of design styles such as SerDes, data converters, power management IC, embedded memories, DRAM, Flash, FPGA and chip image sensors. Additionally, it delivers numerous analysis capabilities including substrate noise analysis, RDSON analysis, thermal and ESD analysis to address challenges in different designs. It also provides a configurable cockpit for customers to customize their analysis based on their workflows.

 Available Dates

Date / Time Duration Event Type Location Language Course cost Registration
September 9, 2021
09:30 - 16:30 CST (GMT +8)
1 Day
Sep 9
Live Hsinchu, Taiwan Chinese 19500 TWD REGISTER

Learning Options

Training materials for this course are available with an Ansys Learning Hub Subscription. If there is no active public schedule available, private training can be arranged. Please contact us.


This course is a 1-day classroom covering both lectures and workshops. For virtual training, this course is covered over 2 x 2-hour sessions, lectures only.

Virtual Classroom Session 1

  • Module 01 – Basic Overview
  • Module 02 – Totem GUI interface
  • Totem Launch from Virtuoso
  • Introduction to Totem GUI flow (P2P Demo by instructor)
  • Workshop 1
  • Module 03 – Totem Data Preparation
  • GDS based (Early analysis)
  • CCI (Overview of inputs needed)
  • DSPF + GDS (requirements of DSPF for power EMIR & Signal EM)
  • Module 04 – Totem Early Analysis
  • Totem Grid Weakness Analysis
  • Workshop 2
  • Module 05 – Totem Static Analysis
  • Static Analysis
  • Workshop 3

Virtual Classroom Session 2

  • Module 06 – Totem Dynamic Voltage Drop Analysis
  • Dynamic Voltage Drop Analysis
  • Workshop 4
  • Module 07 – Totem Electromigration Analysis
  • Reliability Analysis
  • Signal EM Analysis
  • Workshop 5
  • Module 08 – Advanced Topics
  • IP model creation and co-analysis
  • Vectorless signal-EM
  • Embedded power switch modelling
  • CPM