Skip to Main Content

Ansys IDEAS User Conference India 2024

Innovative Designs Enabled by Ansys Semiconductors

Join us for the Ansys IDEAS India User Conference 2024 — a place to catch up on industry best practices and the latest Semiconductor design advances. IDEAS will explore future trends with keynotes from industry leaders and offer technical insights from expert chip designers from many of the world’s top semiconductor companies. 

Date/TIme:
November 20, 2024
9:00 am - 4:30 pm (IST) 

Location:
Bengaluru, India

Venue details will be shared with invitees.

Limited Seats  |  Invitation-only Event

Sign Up

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Overview

At this premier conference, you will: 

  • Discover Key Insights: Learn from industry experts and simulation specialists about cutting-edge techniques and strategies in on-chip power integrity and reliability 
  • Explore Multi-Scale Multiphysics Challenges: Dive into complex topics, including multi-scale, multiphysics simulations essential for 3DICs and heterogeneous integration
  • Accelerate Innovation: Gain valuable knowledge on how advanced simulation technologies like Sigma-DVD can streamline design processes and drive innovation
  • Network with Experts: Connect with peers and Ansys experts, sharing experiences and exploring new opportunities for collaboration 

IDEAS India is your opportunity to deepen your understanding of power-noise-reliability sign-off for Chip-Package systems, enhance your skills, and advance your engineering capabilities. Don’t miss this chance to be part of the conversation shaping the future of technology.

Key Discussion Topics

  • SoC Power-Integrity and Reliability Sign-off 
  • Advanced Power Integrity Flows: Sigma-DVD, ROM, IR-ECO, etc 
  • 3DIC / Interposer – Power, Signal, Thermal Integrity 
  • Analog & Mixed-Signal Designs Power and Reliability 
  • RTL Power Analysis and Optimization  
  • Reliability Analysis: Electromigration, ESD, and Thermal 
  • Shift-left /In-design Analysis and Optimization 
  • Chip-Package-System Co-Simulation
 Ansys IDEAS India 2024

Agenda

Time 

Topic 

9:00 am- 10:00 am 

Registration and High Tea 

10:00 am - 10:15 am 

Inaugural speech by Ansys 

10:15 am - 10:45 am 

Industry Keynote 

10:45 am - 11:15 am 

Ansys Keynote

11:15 am - 11:30 am 

Tea/Coffee Break 

 

Track 1 

Track 2 

11:30 am - 12:00 pm 

Paper-1 

Paper-1 

12:00 pm - 12:30 pm 

Paper-2 

Paper-2 

12:30 pm - 1:00 pm 

Paper-3 

Paper-3 

1:00 pm - 2:00 pm 

Lunch Break 

2:00 pm - 2:30 pm  

Paper-4 

Paper-4 

2:30 pm - 3:00 pm 

Paper-5 

Paper-5 

3:00 pm - 3:30 pm 

Paper-6 

Paper-6 

3:30 pm - 4:00 pm 

Paper-7 

Paper-7 

4:00 pm - 4:15 pm 

Concluding Remarks 

Concluding Remarks 

4:15 pm - 4:45 pm 

Tea & Networking