Course Image

PathFinder User Training

Course Description

This tutorial will cover chip-package-system ESD analysis with ANSYS tool suites. It covers lecture and demonstrations of how to perform a systematic chip-level ESD analysis using PathFinder, a robust silicon proven solution that has been certified by several semiconductor foundries. We will review identification of HBM/MM/CDM on-chip ESD failures and root-cause analysis  using PathFinder.

Filter By Country :
Date/Time Duration Event Type Location Language Cost

click below to start a conversation with ANSYS

Contact Us
Contact Us