Course Image

Introduction to ANSYS HFSS 3D Layout for PCB

Overview

The ANSYS HFSS 3D Layout course for high-speed printed circuit board design focuses on layered structures using the 3D Layout design type in HFSS and AEDT (ANSYS Electronic Desktop). Designed for brand new users, this course covers layer stack-up, layout viewing, choices of solvers, ports, pad-stacks, and hierarchy. Workshops include small differential via structures, larger full-PCB structures and simulations, and sub-design cutouts from larger printed circuit boards.  Several workshops follow a realistic workflow from start to finish and several workshops include transient circuit simulation of EM (electromagnetic) models.

Target Audience: Engineers and Designers

Teaching Method: Lectures and computer practical sessions to validate acquired knowledge. A training certificate is provided to all attendees who complete the course.

Learning Path HFSS 3D Layout

 

Agenda SUBSCRIBE TODAY  

Agenda :

  • This is a 1.5 day classroom course covering both workshops and lectures. For virtual training, this course is covered over 4 x 2 hour sessions, lectures only.
  • Live Classroom Day 1
    • Module 01: Introduction
    • Workshop 1: SSN Simulation
    • Simulating an HFSS 3D Layout SI example
    • Using Zoom To to find ports
    • Module 02: Visibility and Viewing
    • Workshop 2: Trace Layer Visibility
    • Layer menu settings to view traces between ground planes
    • Moving traces by specifying a new placement layer
    • Module 3: Solvers and Meshing
    • Extents and meshing
    • Solution setup
    • Workshop 3: PCB_Package_Assembly
    • Working with 3D Components in a Hybrid Simulation
    • Far field analysis of integrated antenna module on vehicle
    • Impact of antenna location on far field pattern
    • Module 4: Ports
    • Wave, gap and circuit port types
    • Auto ports and automated port behavior
    • Workshop 4: BGA_Board_Cutout
    • Cutout half of PCB
    • Analyze two differential pairs
    • Module 5: Via Padstacks
    • Via padstack definitions and usage menus
    • Automated padstack behavior
    • Workshop 5.1: Differential Via Padstacks
    • Create a default padstack for a differential via structure
    • Invoke padstack behavior by labeling nets in via structure
    • Workshop 5.2: Differential Via Construction
    • Create a differential via structure in HFSS 3D Layout

    • Use cutouts in ground planes to create antipads

  • Live Classroom Day 2
    • Module 6: Hierarchy
    • Workshop 6.1: Differential Via Eye Pattern
    • Move an EM model for differential via into a circuit design in AEDT
    • Simulate and plot an eye diagram of the via at circuit level
    • Workshop 6.2: Differential Via TDR
    • Move and EM model for a differential via into a circuit design in AEDT
    • Simulate and plot the TDR (time domain reflectometry) reponse
    • Workshop 6.3: Connector
    • Instantiate an HFSS MCAD connector within an HFSS 3D Layout design
    • Simulate and plot differential pair S-parameters
    • Workshop 7.1: Serial Channel
    • Parameterize signal trace line widths in HFSS 3D Layout
    • Simulate with parameter sweep and plot eye diagram
    • Create a differential via structure in HFSS 3D Layout
    • Use cutouts in ground planes to create antipads
Filter By Country :
Date/Time Duration Event Type Location Language Cost
February 11, 2019
10:30 - 12:30   CET (GMT +1)
February 11, 2019 4 sessions
Feb 11-14
Virtual Virtual - WebEx English Subscription Only REGISTER  ›
March 5, 2019
13:00 - 15:00   EST (GMT -5)
March 5, 2019 4 sessions
Mar 5-8
Virtual Virtual - WebEx English Subscription Only REGISTER  ›

click below to start a conversation with ANSYS

Contact Us
Contact Us
Contact