Chip Level Thermal-Aware EM Using Finite Element Analysis - Presentation

Thermal impact on EM has been a critical problem, and is a bigger issue on chip designs that use advanced process technology. This presentation reviews a design methodology to achieve faster power-thermal convergence.
I want to receive updates and other offers from ANSYS and its partners. I can unsubscribe at any time. ANSYS Privacy Notice