How to Identify and Prevent ESD Failures using PathFinder

This presentation discusses PathFinder - a layout based ESD integrity analysis platform with integrate modeling, extraction and simulation environment that enables IC designers to exhaustively verify all ESD discharge pathways for IP and full-chip.
I want to receive updates and other offers from ANSYS and its partners. I can unsubscribe at any time. ANSYS Privacy Notice